summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorCedric Nugteren <web@cedricnugteren.nl>2018-05-29 21:29:12 +0200
committerCedric Nugteren <web@cedricnugteren.nl>2018-05-29 21:29:12 +0200
commita8bb0c9f3ccf434d63ad94e4445ee5749b2b38a4 (patch)
tree48fd298d3dfd7bbbaecd1dfbb285b6050d3902dc /src
parent6616a59774cc0aa7653d76dcb5db0a20af72dd70 (diff)
Added Apple OpenCL TRSV block size override; removed failing old Intel GPU test from README
Diffstat (limited to 'src')
-rw-r--r--src/database/apple_cpu_fallback.hpp3
-rw-r--r--src/database/database.cpp3
2 files changed, 5 insertions, 1 deletions
diff --git a/src/database/apple_cpu_fallback.hpp b/src/database/apple_cpu_fallback.hpp
index fdd9327d..177bd322 100644
--- a/src/database/apple_cpu_fallback.hpp
+++ b/src/database/apple_cpu_fallback.hpp
@@ -64,6 +64,9 @@ const DatabaseEntry PadtransposeApple = {
const DatabaseEntry InvertApple = {
"Invert", Precision::kAny, {"INTERNAL_BLOCK_SIZE"}, { { kDeviceTypeAll, "default", { { "default", { { kDeviceNameDefault, Params{ 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } } } } } } }
};
+const DatabaseEntry TrsvRoutineApple = {
+ "TrsvRoutine", Precision::kAny, {"TRSV_BLOCK_SIZE"}, { { kDeviceTypeAll, "default", { { "default", { { kDeviceNameDefault, Params{ 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } } } } } } }
+};
// =================================================================================================
} // namespace database
diff --git a/src/database/database.cpp b/src/database/database.cpp
index b2f70e49..60851fe7 100644
--- a/src/database/database.cpp
+++ b/src/database/database.cpp
@@ -45,7 +45,8 @@ const std::vector<database::DatabaseEntry> Database::apple_cpu_fallback = std::v
database::XgemvApple, database::XgemvFastApple, database::XgemvFastRotApple, database::XgerApple, database::XtrsvApple,
database::XgemmApple, database::XgemmDirectApple,
database::CopyApple, database::PadApple, database::TransposeApple, database::PadtransposeApple,
- database::InvertApple
+ database::InvertApple,
+ database::TrsvRoutineApple
};
// The default values